Abstract -The paper presents an analysis of the statistical eficiency of the sinewave histogram test used for estimating the unknown transition levels of an analog-to-digital converter. Accordingly, at first a closed-form determination of the Cram&-Rao bound is derived under the assumption of a noiseless stimulus signal. Both unbiased and biased versions of the bound are described in order to account for the eventual bias introduced by commonly employed estimators. Then, additive Gaussian noise is assumed and comments are made about ixs effects on the maximum achievable accuracy.
I. INTRODUCTION
The assurance and improvement of quality levels characterizing the performance of analog-to-digital converters (ADCs), require the careful selection of post-production device testing methods. In fact, considerations mainly based on economical reasons demand the tests to be quick, effective, easily reproducible, and simple. In practice, both static and dynamic information on the ADC behavior is usually needed, as well as figures showing its performance both in the time and frequency domains. It is widely recognized that, among other parameters, the ADC integral (INL) and differential (DNL) nonlinearities represent quantities of paramount importance for the description of the tested device quality under both static and dynamic conditions. In order to measure the ADC linearity parameters the histogram test method is usually applied. This technique is based on the use of a signal source exciting the ADC under test and on the evaluation of the histogram of the device output codes. Accordingly, the a priori knowledge about the amplitude distribution of the converter input signal is employed. The linearity parameters are finally estimated by processing the ADC output code histogram. The most frequently used device stimuli are the sinusoidal and the ramp ones [ 11, even though Gaussian noise has been recently proposed as an alternative approach [2] .
Whichever the excitation signal type, if the information carried by the device output sequence is effectively processed, the time needed to obtain prescribed levels of estimation accuracy is minimized. Since the test costs are directly related to the test process duration, efficiently processing data helps in keeping test expenses at a minimum.
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The goal of this paper is twofold. At first, the theoretically achievable accuracy of sinewave histogram testing (SHT) is investigated through the evaluation of the Cramtr-Rao bound (CRB). Then, an analysis is carried out to determine how efficiently the commonly adopted data processing techniques exploit the information provided by the ADC data, assuming both noiseless and noisy stimulus signals.
EFFICIENCY OF THE SINEWAVE HISTOGRAM TEST

A. The Sinewave Histogram Test
A brief description of the fundamentals of the SHT is given in the following. The converter under test is stimulated through a highly linear sinewave generator. Thus, a suitable model of the single record input data set is:
with A, C # I and d as the sinewave amplitude, initial record phase and offset respectively, while D I M represents the ratio between sinewave frequency and converter sampling rate. Since the phase difference between sinewave and ADC sampling sequence is usually not controlled and varies at random between separate data records, 4 can be considered as a random variable uniformly distributed in [0,27r). 
where 
B. The Crame'r-Rao bound for the SHT
It is well known that, under certain regularity conditions, for a given sample probability distribution and size, the mean square error of any estimator of an unknown parameter can not be made .arbitrarily small. In other terms, there is a lower bound on the amount of information that can be extracted from the available data set about the parameter to be estimated. This limit is called the Cram&-Rao bound [6], [7] . In particular, since the adoption of unbiased estimators represents a common engineering practice, it follows that the estimator variance can not be made lower than a limit depending entirely on the sample size and data joint distribution function. The application of such theoretical principles to the accuracy analysis of the SHT applied to a single-bit ADC, allows the following inequality to be written for any unbiased estimator PO of TO:
where the CFU3 has been obtained through the likelihood function derived in App. A, as follows (App. B): 
In order to appreciate its behavior, (8) has been plotted in variables but become deterministic functions of the input data sequence [5] . Notice also that M sets the number of lobes appearing in Fig. 1 .
In order to compare the accuracy of (2) with the corresponding theoretical limit, it is necessary to include the contribution of estimator bias. Accordingly, for any biased estimator FO of TO the following inequality applies:
where CRBb is the biased SHT CramCr-Rao bound which includes the contribution of (3) (App. B):
Notice that (11) differs appreciably from (8) only for small values of M . Observe also that, the comp@son of (4) with (11) evidences that CRBb is equal to var [To] . Thus, since bias[?^] # 0 when a0 # 0, it follows that the equal sign in (IO) never applies. Consequently, the statistical efficiency of (2) can be written as:
which converges rapidly to 1, and uniformly with respect to
To, for all values of M used in practice.
Consider now the unbiased CRB related to the estimation of ADC transition levels corresponding to a multibit quantizer. Output data related to the device under test can be regarded as data coming from a set of converters each characterized by one of the transition levels pertaining to the original device. Thus, the CRB corresponding to the estimation of more than a single transition level can not be larger than (8). Furthermore, the numerical evaluation of such bound under various settings of both test parameters and using several values of N, has confirmed that (8) appears also to apply to the multibit quantizer case. Consequently, on the basis of (8) and (12), the currently adopted estimator (2) is an almost optimum one, under the specified system and signal hypotheses.
When additive noise corrupts (l), an additional source of uncertainty must be taken into consideration. Usually, even under these testing conditions (2) still applies. This results in estimator bias and variance whose approximate expressions have been given in [3] . Because of the noise, it is expected that the corresponding estimation accuracy be worse than that theoretically achievable through (8) . In fact, by followin,g a reasoning similar to that described in App. A and B, a numerical evaluation of the CRB has been carried out. The CRB that applies to the unbiased estimator of a single transition level is graphed in Fig. 2 . Data have been derived by assuming random initial record phase, zero-mean Gaussian noise with standard deviation (T = 0.05,0.12,0.2, A = 1, d = 0 and M = 11. For comparison, also (8) has been reported in the same figure. Data shown in Fig. 2 confirms the overall increase of the CRB due to the additive noise. However, for particular values of TO, the addition of noise with low enough variance, seems to allow slightly more accurate estimates than those achievable assuming a noiseless sinewave. Moreover, numerical simulations and theoretical results published in [3] confirm that (2), is almost efficient even in this case, once the associated bias has been neglected.
Notice that when multiple data records are collected, each obtained by independently setting the initial record phase, (8) scales by a factor 1/R. Moreover, by assuming M = 1 and R > 1, the presented results apply also when sinewave random sampling is adopted, that is when the input sinewave is sampled at random. 
CONCLUSION
In this paper, it is analyzed the efficiency of the code density test in exploiting the information provided by the converter output when the device is properly stimulated using a sinusoidal signal generator. A closed form relationship is given for the CramCr-Rao bound related to the estimation of converter transition levels under the assumption of sinewave coherent sampling and random initial record phase. By using this result, it is shown that the ADC sinewave histogram test is an asymptotically efficient estimator of converter linearity. Moreover, the contribution of additive noise is taken into consideration. At this regard, results are presented on the increase in minimum attainable variance when estimating the converter transition levels. 
is the gradient function and When a0 # 0, we obtain:
Thus, from (B.l) and (B.6) it follows that E = M 2 / ( r 2 a o ( l -ao) (A2 -T:)). Consequently, when by = 0, (8) results. Conversely, by differentiating (3) with respect to Tk, k = 0, and by using (B. 1), we obtain (1 1).
